

08-28-00

A

JC916 U.S. PRO  
08/25/00Please type a plus sign (+) inside this box → ☒PTO/SB/05 (4/98)  
Approved for use through 09/30/2000 OMB 0651-0032  
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

<b>UTILITY PATENT APPLICATION TRANSMITTAL</b> (Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))	Attorney Docket No.	MIO 0054 PA
	First Inventor or Application Identifier	Chandra V. Mouli et al.
	Title	METHOD AND DEVICE TO REDUCE GATE-INDUCED DRAIN LEAKAGE (GIDL) CURRENT IN THIN GATE OXIDE MOSFETS
	Express Mail Label No.	EL559199523US

<b>APPLICATION ELEMENTS</b> See MPEP chapter 600 concerning utility patent application contents	<b>ADDRESS TO:</b> Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
1. <input checked="" type="checkbox"/> * Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original and a duplicate for fee processing) 2. <input checked="" type="checkbox"/> Specification [Total Pages <b>26</b> ] (preferred arrangement set forth below) - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure 3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets <b>3</b> ] 4. Oath or Declaration [Total Pages <b>2</b> ] a. <input checked="" type="checkbox"/> Newly executed (original or copy) b. <input type="checkbox"/> Copy from a prior application (37 C.F.R. § 1.63(d)) (for continuation/divisional with Box 16 completed) i. <input type="checkbox"/> <u>DELETION OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).	5. <input type="checkbox"/> Microfiche Computer Program (Appendix) 6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identity of above copies
<b>ACCOMPANYING APPLICATION PARTS</b> 7. <input checked="" type="checkbox"/> Assignment Papers (cover sheet & document(s)) 8. <input type="checkbox"/> 37 C.F.R. § 3.73(b) Statement (when there is an assignee) <input checked="" type="checkbox"/> Power of Attorney 9. <input type="checkbox"/> English Translation Document (if applicable) 10. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations 11. <input type="checkbox"/> Preliminary Amendment 12. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 13. <input type="checkbox"/> * Small Entity Statement(s) <input type="checkbox"/> Statement filed in prior application, Status still proper and desired (PTO/SB/09-12) 14. <input type="checkbox"/> Certified Copy of Priority Document(s) (if foreign priority is claimed) 15. <input checked="" type="checkbox"/> Other: Check \$1,278.00 (filing fee) Check \$40.00 (assignment) Initial Information Data Sheet	

\* NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).


16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. \_\_\_\_\_ / \_\_\_\_\_  
 Prior application information: Examiner \_\_\_\_\_ Group / Art Unit: \_\_\_\_\_  
**For CONTINUATION or DIVISIONAL APPS only:** The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

### 17. CORRESPONDENCE ADDRESS

☒ Customer Number or Bar Code Label  or ☐ Correspondence address below  
 (Insert Customer No. or Attach bar code label here)

Name	PATENT TRADEMARK OFFICE		
Address			
City	State	Zip Code	
Country	Telephone	Fax	

Name (Print/Type)	William A. Jividen	Registration No. (Attorney/Agent)	42.695
Signature		Date	08/25/00

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231 DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

 09/648044  
 08/25/00

## Initial Information Data Sheet

### Inventor Information

Inventor One Given Name:: Chandra V.  
Family Name:: Mouli  
Postal Address Line One:: 727 S. Granite Way  
City:: Boise  
State or Province:: Idaho  
Postal or Zip Code:: 83712  
Citizenship Country:: India

Inventor Two Given Name:: Ceredig  
Family Name:: Roberts  
Postal Address Line One:: 1066 Hearthstone Drive  
City:: Boise  
State or Province:: Idaho  
Postal or Zip Code:: 83702  
Citizenship Country:: Great Britain

### Correspondence Information

Name Line One:: Killworth, Gottman, Hagan & Schaeff, L.L.P.  
Address Line One:: One Dayton Centre, Suite 500  
City:: Dayton  
State or Province:: OH  
Postal or Zip Code:: 45402-2023  
Telephone:: (937) 223-2050  
Fax:: (937) 223-0724  
Electronic Mail:: igell@kghs.com

### Application Information

Title Line One:: METHOD AND DEVICE TO REDUCE GATE-INDUCED  
Title Line Two:: DRAIN LEAKAGE (GIDL) CURRENT IN THIN GATE  
OXIDES MOSFETs  
Total Drawing Sheets:: 3  
Formal Drawings?: No  
Application Type:: Utility  
Docket Number:: MIO 0054 PA

### Representative Information

Registration Number One:: 26,397  
Registration Number Two:: 27,262  
Registration Number Three:: 29,001  
Registration Number Four:: 39,564  
Registration Number Five:: 38,769

Variable	Mean	Standard Deviation	Minimum	Maximum
Age	34.5	10.2	22	55
Gender	0.5	0.5	0	1
Marital Status	0.6	0.5	0	1
Education	12.5	1.5	10	15
Income	35000	15000	15000	70000
Health	0.8	0.2	0	1
Exercise	0.3	0.5	0	1
Stress	0.7	0.4	0	1
Smoking	0.2	0.4	0	1
Alcohol	0.1	0.3	0	1
Sleep	0.9	0.1	0	1
Diet	0.6	0.5	0	1
Work	0.8	0.2	0	1
Family	0.7	0.3	0	1
Friends	0.6	0.4	0	1
Hobbies	0.5	0.5	0	1
Travel	0.4	0.5	0	1
Shopping	0.3	0.5	0	1
Reading	0.2	0.4	0	1
TV	0.1	0.3	0	1
Phone	0.0	0.2	0	1
Internet	0.0	0.2	0	1
Car	0.0	0.2	0	1
House	0.0	0.2	0	1
Boat	0.0	0.2	0	1
Plane	0.0	0.2	0	1
Train	0.0	0.2	0	1
Bus	0.0	0.2	0	1
Subway	0.0	0.2	0	1
Taxi	0.0	0.2	0	1
Rent	0.0	0.2	0	1
Mortgage	0.0	0.2	0	1
Car Loan	0.0	0.2	0	1
Credit Card	0.0	0.2	0	1
Bank	0.0	0.2	0	1
Insurance	0.0	0.2	0	1
Investment	0.0	0.2	0	1
Retirement	0.0	0.2	0	1
Charity	0.0	0.2	0	1
Volunteer	0.0	0.2	0	1
Religion	0.0	0.2	0	1
Politics	0.0	0.2	0	1
History	0.0	0.2	0	1
Science	0.0	0.2	0	1
Art	0.0	0.2	0	1
Music	0.0	0.2	0	1
Sports	0.0	0.2	0	1
Games	0.0	0.2	0	1
Books	0.0	0.2	0	1
Movies	0.0	0.2	0	1
TV Shows	0.0	0.2	0	1
Podcasts	0.0	0.2	0	1
YouTube	0.0	0.2	0	1
Facebook	0.0	0.2	0	1
Twitter	0.0	0.2	0	1
LinkedIn	0.0	0.2	0	1
Instagram	0.0	0.2	0	1
Snapchat	0.0	0.2	0	1
WhatsApp	0.0	0.2	0	1
Telegram	0.0	0.2	0	1
Signal	0.0	0.2	0	1
Skype	0.0	0.2	0	1
Zoom	0.0	0.2	0	1
Webcam	0.0	0.2	0	1
Microphone	0.0	0.2	0	1
Headset	0.0	0.2	0	1
Keyboard	0.0	0.2	0	1
Mouse	0.0	0.2	0	1
Monitor	0.0	0.2	0	1
Printer	0.0	0.2	0	1
Scanner	0.0	0.2	0	1
Router	0.0	0.2	0	1
Modem	0.0	0.2	0	1
Switch	0.0	0.2	0	1
Access Point	0.0	0.2	0	1
Network Card	0.0	0.2	0	1
Firewall	0.0	0.2	0	1
Antivirus	0.0	0.2	0	1
Malware	0.0	0.2	0	1
Phishing	0.0	0.2	0	1
Ransomware	0.0	0.2	0	1
Botnet	0.0	0.2	0	1
DDoS	0.0	0.2	0	1
Spam	0.0	0.2	0	1
Scam	0.0	0.2	0	1
Fraud	0.0	0.2	0	1
Identity Theft	0.0	0.2		

**METHOD AND DEVICE TO REDUCE GATE-INDUCED DRAIN LEAKAGE (GIDL)  
CURRENT IN THIN GATE OXIDE MOSFETs**

**TECHNICAL FIELD**

5           The invention relates to the fabrication of integrated circuit devices, and more particularly, to a method of reducing Gate Induced Drain Leakage (GIDL) current by selectively increasing electrical gate oxide thickness only in the gate/drain overlap region during the fabrication of integrated circuits.

**BACKGROUND OF THE INVENTION**

10           In the fabrication of integrated circuits, as the sizes of semiconductor devices, such as state-of-the-art Metal Oxide Semiconductor Field Effect Transistors (MOSFETs), are scaled down, performance issues regarding the current driving capabilities of these devices exist. Since the current driving capability is a function of both source resistance and gate oxide thickness, better performance in these devices is achievable through thinner gate oxide and spacer layers. However, it has been observed that as the gate oxide is made thinner, gate-induced drain leakage (GIDL) currents degrade the performance of these devices as the GIDL currents become a larger percentage of the total sub-threshold leakage current. The GIDL currents are due to electrons from the valence band tunneling to the conduction band as a result of excessive band bending in the gate/drain overlap region. As these semiconductor devices scale down, the layer thickness of the gate oxide must continue to be reduced in order to provide for suitable gate control over the sub-threshold region. Also, doping density in the channel and source/drain regions must increase to improve punch through characteristics and increase drives. Unfortunately, it has been

15  
20

observed that by increasing the doping density in the channel and source/drain regions, the surface electric field also increases, resulting in more band bending and hence, even more GIDL current. Thus, difficulties exist in providing a scaled down semiconductor device having a suitable balance between high current driving capability and low GIDL current.

5 One approach for reducing GIDL currents involves symmetrical oxidation in order to provide a thick gate oxide only in the regions of the gate-source and gate-drain overlap. The thick gate oxide in the gate-drain region reduces GIDL. However, having a thick gate oxide in the gate-source region increases source resistance, which in turn, reduces the current driving capability of the device.

10 Another approach is disclosed by U.S. Patent 5,684,317 to Hwang, who teaches forming a thick oxide layer only in the gate-drain region in order to reduce GIDL current without increasing source resistance. The material thickness of the oxide layer in the gate-drain region is increased by implanting an oxidation accelerating material, such as chlorine or fluorine, to physically grow a thicker gate oxide layer in that region. Due to the presence of the oxidation  
15 accelerating material, the oxide layer in the gate-drain region grows faster than the remaining portions on the substrate. However, having an increased material thickness of the oxide layer in the gate-drain region hampers current drives of the transistor and also cause increased stress in the active area near the overlap region due to volume expansion.

20 Accordingly, a need exists for a scaled-down semiconductor device having a thinner gate oxide with improved electrical performance which overcomes the disadvantages of the prior art. The semiconductor device and its method of fabrication should be cost effective and

manufacturable, should be easily integrated into an existing process flow, and should not significantly increase the cycle time of the process flow.

### SUMMARY OF THE INVENTION

5           The present invention provides a method by which field effect transistor (FET) devices are produced having lower gate induced drain leakage (GIDLs) than FET devices with a similarly thick gate oxide layer formed by conventionally known methods. The method of the present invention, as explained hereafter, may be used in the fabrication of all N-channel, P-channel, and CMOS FET devices.

10           The method of the present invention employs a non-orthogonal ion implant process by which the gate-oxide layer in the gate-drain overlap region of a FET device is selectively doped with fluorine or chlorine ions. The dosage of the ion implant is such that the ion concentration increases the 'electrical' gate oxide thickness near the gate-source/drain corners, thereby lowering the dielectric constant of the gate-oxide layer in the gate-drain overlap region without  
15           actual thickness growth to the ion doped gate-oxide layer. Since GIDL is exponentially dependent on the magnitude of the surface electrical field, even a slight reduction in the electrical field results in a dramatic reduction in GIDL. Accordingly, supplementing existing FET fabrication processes with the method of the present invention, lowers the effective surface electrical field in the overlap region, and thereby minimizes GIDL in FET devices wherein the  
20           present invention is practiced.

The method of the present invention may be employed in any FET device which is susceptible to increased GIDLs due to a 'thin' gate oxide layer. The method of the present invention may be practiced upon N-MOSFET devices within integrated circuits including but not limited to Dynamic Random Access Memory (DRAM) integrated circuits, Static Random Access Memory (SRAM) integrated circuits, Erasable Programmable Read-Only Memory (EPROM), and Application Specific Integrated Circuits (ASICs). Also, the method of the present invention has broad applicability and may be practiced upon P-MOSFET and CMOS devices within integrated circuits, as the process is applicable to the fabrication of those devices.

In accordance with one aspect of the present invention, provided is a circuit structure comprising a semiconductor layer; an oxide layer formed on the semiconductor layer; a polysilicon layer formed on the oxide layer; a gate structure formed from the polysilicon layer, the gate structure having a defined leading edge; and an overlap region beneath the gate structure and adjacent the leading edge having a predetermined ion implant concentration, the predetermined implant concentration is sufficient to increase the electrical gate oxide thickness in the overlap region.

In accordance with another aspect of the present invention, provided is a method for fabricating a structure on a semiconductor layer comprising the steps of forming an oxide layer on a semiconductor layer; forming a polysilicon layer on the oxide layer; patterning the polysilicon layer into a gate structure having a defined leading edge, and to expose the oxide layer; and implanting ions into the oxide layer at an overlap region beneath the gate structure and adjacent the defined leading edge to a predetermined ion implant concentration which is

sufficient to increase the electrical gate oxide thickness only in the overlap region without thickness growth of the oxide layer, the ions being implanted at a tilt angle non-orthogonal to the plane of the semiconductor layer.

In accordance with still another aspect of the present invention, provided is a method of reducing Gate Induced Drain Leakage (GIDL) current within Field Effect Transistors (FETs) comprising the steps of: forming on a semiconductor substrate a field effect transistor structure comprising a gate oxide layer, a gate electrode on the gate oxide layer and two source/drain regions formed within the semiconductor substrate; annealing the semiconductor substrate; implanting ions into the gate oxide layer beneath the gate electrode and adjacent the drain region, which defines an overlap region, to a predetermined ion implant concentration which is sufficient to increase electrical gate oxide thickness only in the overlap region, the ions being implanted at a tilt angle non-orthogonal to the plane of the semiconductor substrate; and completing the fabrication of the semiconductor substrate.

An object of the present invention is to provide a method of reducing gate induced drain leakage current by selectively increasing the electrical gate oxide thickness only in the gate/drain overlap region during the fabrication of integrated circuits.

Another object of the invention is to provide a manufacturable method for fabricating integrated circuits which will result in reduced gate induced drain leakage.

Other objects, features and advantages will appear more fully in the course of the following discussion.



## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1, schematically illustrates in cross-sectional representation a partially completed FET circuit device formed on a semiconductor substrate by conventional processes of the prior art;

FIGS. 2a through 2c illustrate process steps in fabricating a gate structure in accordance with an aspect of the present invention; and

FIGS. 3a through 3d, schematically illustrate a series of cross-sectional representations which illustrate the progressive stages in completing the fabrication of a FET device in accordance with a process of the present invention.

The same reference numerals refer to the same parts through the various figure embodiments.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 is an illustration of a portion of a partially completed FET device 2, which can be formed by any known conventional method. As an example, and generally speaking, the FET device 2 is manufactured by the known local oxidation of silicon (LOCOS) process where portions of a semiconductor layer or substrate 10, through a lithographic mask, are oxidized to form field isolation regions 12. Field isolation regions 12 define active device regions and provide lateral isolation between adjacent devices also formed by the same mask in and on the surface of the substrate 10. For the sake of clarity, the field isolation regions 12 between devices have been only partially shown. Additionally, the formation of the lithographic mask is done by

conventional lithography and etching techniques. It is to be appreciated that substrate 10 may be one or more semiconductor layers or structures, which includes active and operable portions of semiconductor devices, of various dopant concentrations, either dopant polarity, and various crystallographic orientations, but preferably, the present invention is practiced upon a silicon structure having a 100 crystallographic orientation. Further, since the disclosure applies equally well to both N and P surface-channel devices, for brevity we present the case of N-MOSFET devices only. The process is analogous for P-MOSFET. Accordingly, the substrate 10 is p-doped, meaning that the primary carriers of the substrate 10 are "positive" holes. In P-MOSFET devices, the first conductivity type is "negative" due to the n-doped substrate having electrons as the primary carriers.

After forming the isolation regions 12, a dielectric layer or gate oxide layer 14 is formed upon the cleaned active device regions of the substrate 10 by thermal oxidation, as is conventional in the art. Next, a gate electrode 16 comprised of an in-situ doped polysilicon layer 18 is deposited upon the gate oxide layer 14 by a known method such as low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), or physical vapor deposition (PVD). The polysilicon layer 18 is etched, as is conventional in the art, to provide a desired pattern for the gate electrode 16 within the active region of the substrate 10. Although the thickness of the gate oxide layer 14 is preferably about 20 Å to about 80 Å, because gate oxide thickness ( $t_{ox}$ ) depends on its technology node, it is believed that the method of the present invention is useful with any technology node where thinner gate oxides layers are required. Additionally, and also dependent on the technology node, for the preferred

embodiment of the present invention, the total thickness of the polysilicon layer 18 and the gate electrode 16 patterned from the highly doped polysilicon layer is preferably about 200 Å to about 1000 Å.

Generally, although not necessary for the practice of the invention, further materials may be deposited to form additional material layers upon the polysilicon layer 18 of the gate electrode 16. The typical materials of these layers include metals, metal alloys, highly doped polysilicon, silicides, and polycides (polysilicon/metal silicide stacks), which are used with the purpose to improve the electrical characteristics of the device. In a preferred embodiment, a relatively thin layer of titanium nitride (TiN) is deposited on the polysilicon layer 18 to form a barrier layer 20. The barrier layer 20 is then blanketed with a tungsten (W) layer 22 to complete the formation of the gate electrode 16.

As seen in FIGS. 2a through 2c, which generally illustrate the process steps in fabricating a gate structure in accordance with an aspect of the present invention, the gate oxide layer 14 is grown on the semiconductive substrate 10, preferably a silicon substrate, by thermal oxidation. A polysilicon layer is deposited on the oxide layer 14, and patterned using a photoetching process to form a gate structure 15. The surface of the gate structure 15 which contacts the gate oxide 14 has a leading edge 17. Next, as shown in FIG. 2b, a photoresist layer 23 is provided over the surface of the substrate 10 and patterned to expose a portion of both the oxide layer 14 and the gate structure 15. Implanting with an angled, high dose, low energy, ion implant 24 is conducted with conventional equipment to selectively dope with ions at an overlap region 26 of the oxide layer 14.

As shown in FIG. 2C, the overlap region 26 is beneath the gate structure 15 adjacent its leading edge 17. The ion implant 24 is preferably fluorine, and alternatively, may be chlorine or any other ion that lowers the dielectric constant of the oxide layer 14. In the preferred embodiment, the fluorine ions are implanted at: (1) a tilt angle of from about 5 to about 15 degrees from an axis orthogonal to the plane of the substrate 10, (2) an ion implantation dose of from about  $1\text{E}13$  to about  $1\text{E}14$  atoms per square centimeter, and (3) an ion implantation energy of from about 10 KeV to about 20 KeV. Although, the preferred range to the angle of ion implantation is about 5 degrees to about 15 degrees, it is to be appreciated that the ion implant angle depends on the stack height of the gate structure 15. It is to be appreciated that implanting of the fluorine ion implant 24 is tailored to attain a preferred ion concentration of about  $1\text{E}18$  atoms per cubic centimeter beneath the gate structure 15 at the overlap region 26. Doping the overlap region 26 to this preferred concentration selectively alters (lowers) the dielectric constant of the gate oxide layer 14 near the overlap region.

As shown in FIG. 2c, with the photoresist layer 23 removed, doping to the preferred ion concentration increases the "electrical gate oxide" thickness in the overlap region 26 without physically growing or increasing  $t_{\text{ox}}$  of the oxide layer 14 as in prior art methods. Accordingly, with the gate structure formed by the present invention, further fabrication of the semiconductive substrate 10 may continue to complete circuit devices.

One such device that can be formed by the processes of the present invention is a field effect transistor. The fabrication of the FET device is shown by FIGS. 3a through 3d which schematically illustrated a series of cross-sectional representations of the progressive stages.

FIG. 3a starts with the partially completed FET device 2, formed in accordance with (but not necessarily) the prior art methods discussed in regards to FIG. 1. Prior to conducting ion implanting of the ion implant 24 at the overlap region 26, as previously explained above with regards to FIGS. 2a through 2c, a short reoxidation is performed on the substrate 10. Several methods may be used to reoxidize or anneal the semiconductor substrate 10 including but not limited to thermal methods, Rapid Thermal Processing (RTP) methods, and laser assisted processing methods. For the preferred embodiment of the present invention, the substrate 10 is annealed through a thermal method at a temperature of about 800 to about 900 degrees centigrade for a time period of about 10 to about 15 minutes.

After the above short reoxidation period, ion implanting of the ion implant 24 is conducted with conventional equipment to selectively dope with ions at the overlap region 26 of the gate-oxide layer 14 and the polysilicon layer 18 of the gate electrode 16. As before, the ion implant 24 is preferably fluorine, and alternatively, may be chlorine or any other ion that lowers the dielectric constant of the gate oxide layer 14. Additionally, what is important is that for a typical FET device 2, the preferred implanting of the fluorine ion implant 24 is tailored to attain an ion concentration of about  $1\text{E}18$  atoms per cubic centimeter at the gate-poly/gate-oxide interface beneath gate electrode 16 adjacent the drain region 30b. Doping the gate-drain overlap region 26 to this preferred concentration selectively alters (lowers) the dielectric constant of the gate oxide layer 14 near the overlap region 26, and thus increases the "electrical gate oxide" thickness in the overlap region 26 without physically growing a thicker gate oxide layer 24 as in prior art methods.

As illustrated in FIGS. 3b through 3d, the remainder of the fabrication steps continue in any conventional manner after the above described ion implantation step of FIG. 3a to complete the FET device 2. As shown by FIG. 3b, further provided on the FET device 2, adjacent both sides of the gate electrode 16 and extending to the field isolation regions 12, are impurity diffusion regions consisting of a source region 28a and drain region 28b. The edges of source/drain regions 28a and 28b adjacent the gate electrode 16 define a channel region 29 at the surface of the substrate 10. The source/drain regions 28a and 28b are typically formed in a two-stage implantation process with an impurity dopant material to form a lightly doped drain (LDD) and then a heavily doped drain (HDD). If the impurity dopant material used for forming the source/drain regions 28a and 28b is n-type, where electrons are used in the source/drain regions as the primary carriers, then the resulting MOSFET is an N-MOSFET ("n-channel") transistor device. For example, arsenic or phosphorus at a dose of between about  $2 \times 10^{15}$  to about  $5 \times 10^{15}$  atoms per square centimeter and with an energy of between about 5KeV to about 15KeV may be used to produce the n-channel doped drain 28a and 28b. Conversely, if the source/drain dopant material is p-type, where holes in the source and drain regions are used as the primary carriers, then the resulting MOSFET is a P-MOSFET ("p-channel") transistor device. For example, boron di-flouride at a dose of between about  $2 \times 10^{15}$  to about  $5 \times 10^{15}$  atoms per squared centimeter and with an energy of between about 10KeV to about 25 KeV may be used to produce the p-channel doped drain 28a and 28b. If FET device 2 is formed with a combination of n-channel and p-channel transistors on the same substrate 10, then the resulting MOSFET is a

complementary FET (CMOS), and may comprise of a plurality of N-MOSFETs and a plurality of complimentary P-MOSFETs on the same substrate 10.

In forming the source/drain regions 28a and 28b, a first ion implantation is made using the gate electrode 16 and the field isolation regions 12 to mask the substrate, in order to form the more lightly doped portions of LDD source/drain regions 30a and 30b. Generally, although not necessary for the practice of the invention, as shown by FIG. 3c, provided on both sides of the gate electrode 16 are electrode spacers 32. The electrode spacers 32 may be formed from materials including but not limited to insulating materials such as silicon oxides, silicon nitrides and silicon oxynitrides. Various processes are used to form electrode spacers 32. Such processes include Reactive Ion Etch (RIE), and the above mentioned material deposition methods. Typically, electrode spacers 32 are formed by depositing an oxide film, such as tetraethoxysilane (TEOS) oxide at between about 600 to about 720 degrees centigrade to a thickness of between about 300 Å to about 700 Å. A second ion implantation is performed to complete the source/drain regions 28a and 28b with HDD source/drain regions 34a and 34b. In the illustrated FET device 2, the source/drain regions 20 may be doped with any n-type or p-type dopant or combinations of different n-type dopants or p-type dopants might be used to achieve different diffusion profiles. Further, it is to be appreciated that the angled ion implantation step of the present invention, if desired, could be carried out at this stage in the fabrication of the FET device 2, as there are no apparent advantages or disadvantage in performing this step before or after the formation of either the LDD, the spacers, or even the HDD.

Subsequent to forming the source/drain regions 28a and 28b into substrate 10, substrate 10 is once again annealed to recrystallize the source/drain regions 24a and 24b. As before, the annealing of the source/drain regions 28a and 28b may also be accomplished through thermal methods, Rapid Thermal Processing (RTP) methods, and laser assisted methods. For the preferred embodiment of the present invention, the semiconductor substrate is annealed RTP at a temperature of about 800 to about 1000 degrees centigrade and a time period of about 10 seconds to about 20 seconds to form the recrystallized source/drain regions 28a and 28b.

Referring now to FIG. 3d, there is shown a cross-sectional schematic diagram illustrating the last series of process steps in forming a FET in accord with the preferred embodiment of the present invention. Shown in FIG. 3d are patterned interlevel dielectric layers 36a, 36b and 36c. Patterned interlevel dielectric layers 36a, 36b and 36c are formed by patterning through photolithographic and etching methods as are known in the art of a blanket interlevel dielectric layer formed upon the substrate 10. Blanket interlevel dielectric layers may be formed from insulating materials including but not limited to silicon oxides, silicon nitrides and silicon oxynitrides. These insulating layers may be formed upon semiconductor substrates through methods including but not limited to Chemical Vapor Deposition (CVD) methods, Plasma Enhanced Chemical Vapor Deposition (PECVD) methods and Physical Vapor Deposition (PVD) methods.

For the preferred embodiment of the present invention, the patterned interlevel dielectric layers 36a, 36b and 36c are formed through patterning via photolithographic and etching methods as are known in the art of a blanket interlevel dielectric layer formed from a silicon oxide



material deposited upon the substrate 10 through a Chemical Vapor Deposition (CVD) process employing Tetra Ethyl Ortho Silicate (TEOS) as the source material. Although insulating layers formed through other methods and materials may also be employed, the preferred method and material provide a simple and well known process conventional in the art. The bottoms of the apertures between the patterned interlevel dielectric layers 36a and 36b and the patterned interlevel dielectric layers 36b and 36c are etched through the gate oxide layer 14 to expose surfaces of the source/drain regions 28a and 28b, respectively. Conductive contact studs 38a and 38b, which are formed respectively into the apertures between the patterned interlevel dielectric layers 36a and 36b and the patterned interlevel dielectric layers 36b and 36c, contact the exposed surfaces of the source/drain regions 28a and 28b, respectively. The conductive contact studs 38a and 38b are conventional to the art and may be formed from conductive materials including but not limited to metals, metal alloys and polysilicon deposited upon a semiconductor substrate through methods including, but not limited to, thermal evaporation methods, electron beam assisted evaporation methods, and CVD methods. For the preferred embodiment of the present invention, the conductive contact studs 38a and 38b are preferably formed from a thin titanium nitride barrier layer of thickness from about 200 to about 1000 angstroms upon which is formed a thicker conductive tungsten layer. The tungsten layer is of sufficient thickness to completely fill the apertures within the interlevel dielectric layers 36a, 36b and 36c.

Upon forming the conductive contact studs 38a and 38b within the patterned interlevel dielectric layers 36a, 36b and 36c, there is formed an FET device 2 of the preferred embodiment of the present invention within an integrated circuit, which has a reduced GIDL over

conventional FET devices of similar design. It is to be appreciated that the method of the present invention has advantages over prior art methods in that it reduces GIDL currents without compromising other device characteristics like sub-vt and drives. Accordingly, the new electrical flow produced by the application of the method of the present invention allows reduction of gate oxide thickness per scaling rules for deep submicron geometries. Accordingly, the process of the invention can be used in any double (or more) polysilicon process for making such integrated circuit devices as DRAM, SRAM, EPROM, ASIC or the like.

Having thus described the present invention in detail and by reference to preferred embodiments thereof, it will be apparent that modifications and variations are possible without departing from the scope of the invention detailed in the appended claims.

What is claimed is:

## CLAIMS

1. A circuit structure comprising:

a semiconductor layer;

an oxide layer formed on said semiconductor layer;

a polysilicon layer formed on said oxide layer;

5 a gate structure formed from said polysilicon layer, said gate structure having a defined leading edge; and

an overlap region beneath said gate structure and adjacent said leading edge having a predetermined ion implant concentration, said predetermined implant concentration being sufficient to increase the electrical gate oxide thickness in said overlap region.

2. The circuit structure according to claim 1, wherein said predetermined ion implant concentration is about  $1E18$  atoms per cubic centimeter of fluorine.

3. A circuit structure comprising:

a semiconductor layer;

a source region and a drain region in said semiconductor layer which are lightly doped with a first conductivity-type dopant;

5 a channel region located between said source/drain regions;

a gate oxide layer located on a surface of said channel region; and

a gate electrode located on said gate oxide layer, the portion of said gate oxide layer which is beneath said gate electrode and adjacent said drain region, and which defines an overlap region, having an ion implant concentration which is effective to lower the surface electrical field in said overlap region.

4. The circuit structure according to claim 3, wherein said ion implant concentration is about  $1E18$  atoms per cubic centimeter of fluorine.
5. The circuit structure according to claim 3, wherein said source region and said drain region are heavily doped with a second conductivity dopant.
6. The circuit structure according to claim 3, further including a pair of spaces adjacent said gate electrode.
7. The circuit structure according to claim 3, wherein said gate electrode is comprised of polysilicon.
8. The circuit structure according to claim 3, wherein said gate electrode is a gate stack.

9. The circuit structure according to claim 3, wherein said gate electrode is comprised of a layer of polysilicon, and one or more additional layers selected from the group consisting of metals, metal alloys, highly doped polysilicon, silicides, and polycides (polysilicon/metal silicide stacks).

10. The circuit structure according to claim 3, wherein said gate electrode is comprised of a layer of polysilicon, a layer of titanium nitride deposited on said polysilicon layer, and a layer of tungsten deposited on said titanium layer.

11. The circuit structure according to claim 3, further including a pair of conductive studs and an interlevel dielectric layer provided on said semiconductive layer, said interlevel dielectric layer have a pair of throughbores, each accommodating one of each said pair of conductive studs, and one of each said pair of conductive studs contacting one of each said source/drain regions.

12. A circuit structure comprising:

a semiconductor layer;

a first dopant-type MOS transistor is situated on said semiconductor layer having:

a source region and a drain region in said semiconductor layer which are doped

with a first conductivity-type dopant;

a channel region located between said source/drain regions;

a gate oxide layer located on a surface of said channel region; and

a gate electrode located on said gate oxide layer, the portion of said gate oxide layer which is beneath said gate electrode and adjacent said drain region, and which defines an overlap region, having an ion implant concentration which is effective to lower the surface electrical field in said overlap region; and,

5 a second-type dopant MOS transistor which is complementary to said first dopant-type MOS transistor, said second-type dopant MOS transistor is situated on said semiconductor layer and includes a second gate oxide layer, two complementary source/drain regions which are doped with a second conductivity-type dopant, and a complementary gate electrode located on said second gate oxide layer.

13. The circuit structure according to claim 12, wherein said ion implant concentration is about  $1E18$  atoms per cubic centimeter of fluorine.

14. The circuit structure according to claim 12, wherein the portion of said second gate oxide layer which is beneath said complimentary gate electrode and adjacent said complimentary drain region, and which defines a second overlap region, having an ion implant concentration which is effective to lower the surface electrical field in said second overlap region.

15. A method for fabricating a structure on a semiconductor layer comprising the steps of :

forming an oxide layer on a semiconductor layer;

forming a polysilicon layer on said oxide layer;

patterning said polysilicon layer into a gate structure having a defined leading edge, and to expose said oxide layer; and

implanting ions into said oxide layer at an overlap region beneath said gate structure and adjacent said defined leading edge to a predetermined ion implant concentration, which is  
5 sufficient to increase the electrical gate oxide thickness only in said overlap region without thickness growth of said oxide layer, said ions are implanted at a tilt angle non-orthogonal to the plane of said semiconductor layer.

16. A method according to claim 15, wherein said predetermined ion implant concentration is about  $1E18$  atoms per cubic centimeter of fluorine.

17. A method according to claim 15, wherein the tilt angle is from about 5 to about 15 degrees from an axis orthogonal to the plane of the semiconductor layer.

18. A method according to claim 15, wherein said ion is selected from the group consisting of fluorine and chlorine.

19. A method according to claim 15, wherein said ion is fluorine and said implanting step is carried out at an ion implantation dose of from about  $1E13$  to about  $1E14$  atoms per square centimeter, and an ion implantation energy of from about 10 KeV to about 20 KeV.

0054PA/98-0771

20. A method according to claim 15, further including the step of annealing said semiconductor layer at a temperature of about 800 to about 900 degrees centigrade for a time period of about 10 to about 15 minutes.

21. A method according to claim 15, wherein said oxide layer thickness is about 20 to about 80 angstroms.

22. A method according to claim 15, further comprising forming electrode spacers on both sides of said gate structure.

23. A method according to claim 15, wherein said gate structure is comprised of polysilicon.

24. A method according to claim 15, wherein said gate structure is a gate stack.

25. A method according to claim 24, wherein said gate stack is comprised of a layer of polysilicon, and additional layers selected from the group consisting of metals, metal alloys, highly doped polysilicon, silicides, and polycides (polysilicon/metal silicide stacks).

26. A method according to claim 15, wherein said gate structure is a gate electrode comprised of a layer of polysilicon, a layer of titanium nitride deposited on top of said polysilicon layer, and a layer of tungsten deposited on top of said titanium layer.

00543044-00500



27. A method according to claim 15, wherein said oxide layer is formed by low pressure chemical vapor deposition to a thickness of between about 20 to about 80 Angstroms.
28. A method according to claim 15, further comprising forming a lightly doped drain source/drain region structure within the semiconductor layer adjoining said gate structure.
29. A method according to claim 28, wherein said lightly doped regions are n-type regions formed by implanting ions, selected from the group consisting of phosphorus and arsenic, with a dosage of between about  $2 \times 10^{15}$  to about  $5 \times 10^{15}$  atoms per centimeter squared at an energy of between about 5 to about 15 KeV.
30. A method according to claim 28, wherein said lightly doped regions are p-type regions formed by implanting boron di-fluoride ions with a dosage of between about  $2 \times 10^{15}$  to about  $5 \times 10^{15}$  atoms per centimeter squared at an energy of between about 10 to about 25 KeV.
31. A method according to claim 15, further comprising forming a heavily doped drain source/drain region structure within the semiconductor layer adjoining the gate structure.
32. A method according to claim 31, wherein said heavily doped regions are n-type regions formed by implanting ions, selected from the group consisting of phosphorus and arsenic, with a

dosage of between about  $2E15$  to about  $5E15$  atoms per centimeter squared at an energy of between about 5 to about 15 KeV.

33. A method according to claim 31, wherein said heavily doped regions are p-type regions formed by implanting boron di-fluoride ions with a dosage of between about  $2E15$  to about  $5E15$  atoms per centimeter squared at an energy of between about 10 to about 25 KeV.

34. A method according to claim 15, further comprising forming electrode spacers on both sides of said gate structure.

35. A method according to claim 34, wherein said electrode spacers have widths of between about 300 to about 700 Angstroms.

36. A method according to claim 15, wherein said step of implanting is performed before said step of forming said polysilicon layer.

37. A method according to claim 15, wherein said step of implanting is performed before said step of patterning said polysilicon layer.

38. A method of reducing Gate Induced Drain Leakage (GIDL) current within Field Effect Transistors (FETs) comprising the steps of:

forming on a semiconductor layer a field effect transistor structure comprising a gate oxide layer, a gate electrode on the gate oxide layer and two source/drain regions formed within said semiconductor layer;

annealing said semiconductor layer;

- 5        implanting ions into said gate oxide layer beneath said gate electrode and adjacent said drain region, which defines an overlap region, to a predetermined ion implant concentration which is sufficient to increase electrical gate oxide thickness only in said overlap region, said ions being implanted at a tilt angle non-orthogonal to the plane of the semiconductor layer; and
- completing the fabrication of said semiconductor layer.

39. A method according to claim 38, wherein said FET formed on said semiconductor layer is a plurality of a first FET with a first dopant type and said semiconductor layer also includes a plurality of a second FET with a second dopant type, said second FET being complimentary to said first FET.

40. A method according to claim 38, wherein said ion implant concentration is about  $1E18$  atoms per cubic centimeter of fluorine.

41. A method according to claim 38, wherein the tilt angle is from about 5 to about 15 degrees from an axis orthogonal to the plane of the semiconductor layer.

42. A method according to claim 38, wherein said ion is selected from the group consisting of fluorine and chlorine.

43. A method according to claim 38, wherein said ion is fluorine and said implanting step is carried out at an ion implantation dose of from about  $1E13$  to about  $1E14$  atoms per square centimeter, and an ion implantation energy of from about 10 KeV to about 20 KeV.

44. A method according to claim 38, wherein said annealing step is at a temperature of about 800 to about 1000 degrees centigrade for a time period of about 10 to about 20 seconds.

0054 PA/98-0771

## ABSTRACT

A process for the fabrication of an integrated circuit which provides a FET device having reduced GIDL current is described. A semiconductor substrate is provided wherein active regions are separated by an isolation region, and a gate oxide layer is formed on the active regions. Gate electrodes are formed upon the gate oxide layer in the active regions. An angled, high dose, ion implant is performed to selectively dope the gate oxide layer beneath an edge of each gate electrode in a gate-drain overlap region, and the fabrication of the integrated circuit is completed.

005404-08500

005280" 44084960




FIG. 1 (PRIOR ART)




FIG. 2a




FIG. 2b

005220" 44024350

FIG. 2c





FIG. 3a




FIG. 3b




Fig 3c




Fig 3d



Country	Year	Population (millions)	GDP (billion USD)	Life expectancy (years)	Infant mortality (per 1,000 live births)	Unemployment (%)	Urban population (%)	Healthcare expenditure (USD per capita)	Renewable energy consumption (kg oil equivalent per capita)
Algeria	2010	34.0	110.0	75.0	20.0	10.0	60.0	100.0	1.0
Algeria	2011	34.5	115.0	75.5	19.0	9.0	61.0	105.0	1.0
Algeria	2012	35.0	120.0	76.0	18.0	8.0	62.0	110.0	1.0
Algeria	2013	35.5	125.0	76.5	17.0	7.0	63.0	115.0	1.0
Algeria	2014	36.0	130.0	77.0	16.0	6.0	64.0	120.0	1.0
Algeria	2015	36.5	135.0	77.5	15.0	5.0	65.0	125.0	1.0
Algeria	2016	37.0	140.0	78.0	14.0	4.0	66.0	130.0	1.0
Algeria	2017	37.5	145.0	78.5	13.0	3.0	67.0	135.0	1.0
Algeria	2018	38.0	150.0	79.0	12.0	2.0	68.0	140.0	1.0
Algeria	2019	38.5	155.0	79.5	11.0	1.0	69.0	145.0	1.0
Algeria	2020	39.0	160.0	80.0	10.0	0.0	70.0	150.0	1.0
Algeria	2021	39.5	165.0	80.5	9.0	0.0	71.0	155.0	1.0
Algeria	2022	40.0	170.0	81.0	8.0	0.0	72.0	160.0	1.0
Algeria	2023	40.5	175.0	81.5	7.0	0.0	73.0	165.0	1.0
Algeria	2024	41.0	180.0	82.0	6.0	0.0	74.0	170.0	1.0
Algeria	2025	41.5	185.0	82.5	5.0	0.0	75.0	175.0	1.0
Algeria	2026	42.0	190.0	83.0	4.0	0.0	76.0	180.0	1.0
Algeria	2027	42.5	195.0	83.5	3.0	0.0	77.0	185.0	1.0
Algeria	2028	43.0	200.0	84.0	2.0	0.0	78.0	190.0	1.0
Algeria	2029	43.5	205.0	84.5	1.0	0.0	79.0	195.0	1.0
Algeria	2030	44.0	210.0	85.0	0.0	0.0	80.0	200.0	1.0
Algeria	2031	44.5	215.0	85.5	0.0	0.0	81.0	205.0	1.0
Algeria	2032	45.0	220.0	86.0	0.0	0.0	82.0	210.0	1.0
Algeria	2033	45.5	225.0	86.5	0.0	0.0	83.0	215.0	1.0
Algeria	2034	46.0	230.0	87.0	0.0	0.0	84.0	220.0	1.0
Algeria	2035	46.5	235.0	87.5	0.0	0.0	85.0	225.0	1.0
Algeria	2036	47.0	240.0	88.0	0.0	0.0	86.0	230.0	1.0
Algeria	2037	47.5	245.0	88.5	0.0	0.0	87.0	235.0	1.0
Algeria	2038	48.0	250.0	89.0	0.0	0.0	88.0	240.0	1.0
Algeria	2039	48.5	255.0	89.5	0.0	0.0	89.0	245.0	1.0
Algeria	2040	49.0	260.0	90.0	0.0	0.0	90.0	250.0	1.0
Algeria	2041	49.5	265.0	90.5	0.0	0.0	91.0	255.0	1.0
Algeria	2042	50.0	270.0	91.0	0.0	0.0	92.0	260.0	1.0
Algeria	2043	50.5	275.0	91.5	0.0	0.0	93.0	265.0	1.0
Algeria	2044	51.0	280.0	92.0	0.0	0.0	94.0	270.0	1.0
Algeria	2045	51.5	285.0	92.5	0.0	0.0	95.0	275.0	1.0
Algeria	2046	52.0	290.0	93.0	0.0	0.0	96.0	280.0	1.0
Algeria	2047	52.5	295.0	93.5	0.0				

Our residence, post office address and citizenship are as stated below next to our names.

  X   in the attached specification;  
       in the specification filed \_\_\_\_\_, as U.S. Application Serial No. \_\_\_\_\_, and as amended \_\_\_\_\_.


We hereby authorize the attorney(s) and/or agent(s) appointed herein to indicate above whether the invention is described and claimed in an attached specification and to provide the Filing Date and Serial No. of the corresponding U.S. Application, if previously filed.

We hereby state that we have reviewed and understand the contents of the above identified specification, including the claims as filed and as amended by any amendment referred to above.

We acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56(a).

We further declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of sole or first Inventor: Chandra V. Mouli

Inventor's signature 


Date: 7/12/00

Residence: 727 S. Granite Way  
Boise, Idaho 83712

Citizenship: U.S. Permanent Resident; Citizen of India

Post Office Address: c/o Micron Technology, Inc.  
8000 S. Federal Way  
Boise, ID 83706-9632

Full name of second Inventor: Ceredig Roberts

Inventor's signature 

Date: 8/17/2000

Residence: 1066 Hearthstone Drive  
Boise, Idaho 83702

Citizenship: Great Britain

Post Office Address: c/o Micron Technology, Inc.  
8000 S. Federal Way  
Boise, ID 83706-9632

**POWER OF ATTORNEY**

Applicants: Chandra V. Mouli and Ceredig Roberts  
Application No.: \_\_\_\_\_ Filed: \_\_\_\_\_  
Entitled: METHOD AND DEVICE TO REDUCE GATE-INDUCED DRAIN LEAKAGE  
(GIDL) CURRENT IN THIN GATE OXIDE MOSFETs (Docket MIO 0054 PA/98-0771)

**CERTIFICATE UNDER 37 CFR 3.73(b)**

Micron Technology, Inc., a corporation of the State of Delaware, with a place of business at 8000 S. Federal Way, Boise, ID 83706-9632 certifies that it is the assignee of the entire right, title and interest in the patent application identified above by virtue of either:

A. ☒ An assignment from the inventor(s) of the patent application identified above, a copy of which is attached.

OR

B. ☐ A chain of title from the inventor(s), of the patent application identified above, to the current assignee as shown below:

1. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_ Frame \_\_\_\_, or for which a copy thereof is attached.
2. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_ Frame \_\_\_\_, or for which a copy thereof is attached.
3. From: \_\_\_\_\_ To: \_\_\_\_\_  
The document was recorded in the Patent and Trademark Office at  
Reel \_\_\_\_ Frame \_\_\_\_, or for which a copy thereof is attached.

☐ Additional documents in the chain of title are listed on a supplemental sheet.

☐ Copies of assignments or other documents in the chain of title are attached.

The undersigned has reviewed all the documents in the chain of title of the patent application identified above and, to the best of undersigned's knowledge and belief, title is in the assignee identified above.

The undersigned (whose title is supplied below) is empowered to sign this certificate on behalf of the assignee.

Micron Technology, Inc. hereby appoints the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Richard A. Killworth	Reg. No. 26,397
James F. Gottman	Reg. No. 27,262
Timothy W. Hagan	Reg. No. 29,001
James E. Beyer	Reg. No. 39,564
Susan M. Luna	Reg. No. 38,769
Patricia L. Prior	Reg. No. 33,758
William A. Jividen	Reg. No. 42,695
Gregory J. Adams	Reg. No. 44,494
Thomas E. Lees	Reg. No. P-46,857
John D. Reed	Reg. No. P-46,506
Michael L. Lynch	Reg. No. 30,871
Lia M. Pappas	Reg. No. 34,095

Address all telephone calls to (937) 223-2050. Address all correspondence to: KILLWORTH, GOTTMAN, HAGAN & SCHAEFF, L.L.P., One Dayton Centre, One South Main Street, Suite 500, Dayton, Ohio 45402-2023.

Micron Technology, Inc. hereby declares that all statements made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further, that these statements are made with the knowledge that willful false statements, and the like so made, are punishable by fine or imprisonment, or both, under Section 1001, Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Date: 8-18-00

Name: Michael L. Lynch

Title: Chief Patent Counsel

Signature: 